We report a robust process for fabrication of surface-gated Si/SiGe quantum dots (QDs) with an integrated superconducting single-electron transistor (S-SET) charge sensor. A combination of a deep mesa etch and AlO x backfill is used to reduce gate leakage. After the leakage current is suppressed, Coulomb oscillations of the QD and the current-voltage characteristics of the S-SET are observed at a temperature of 0.3 K. Coupling of the S-SET to the QD is confirmed by using the S-SET to perform sensing of the QD charge state.
I. INTRODUCTION
Si/SiGe quantum dots (QDs) are promising candidates for quantum computing due to the intrinsically weak spin-orbit interaction in Si, and the existence of the nuclear-spin-free isotope 28 Si. It is therefore expected that T 1 and T 2 spin relaxation times are longer than those in GaAs.
1 Electron-spin resonance has been used to measure these relaxation times. T 2 for ensembles of phosphorus donors in Si have been measured to be ∼ 14 ms using conventional microwave measurements, 2 and 100 µs using electrical spin trap readout.
3 Phenomena such as lifetimeenhanced transport in a Si/SiGe QD have also suggested a long spin relaxation time for individual spins. 4 Recent single shot electrical measurements have found T 1 to be ∼6 seconds at a field of 1.5 T for phosphorus donors in Si, 5 and ∼3 seconds at 1.85 T in Si/SiGe QDs.
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There are several reasons for using an S-SET for charge readout in favor of the most common charge sensing scheme, namely a quantum point contact (QPC) in the vicinity of the QD.
7-10 First, the carriers in a QPC are normal electrons and are intrinsically dissipative. In Si/SiGe devices, there is also a typical resistance of a few tens of kiloohms due to the ohmic contacts. An Al SET is superconducting, and shows no dissipation except for that required by the charge sensing process. Furthermore, a QPC is coupled to a dot laterally, whereas the island of the Al SET can be directly on top of the QD. The vertical coupling takes advantage of the large dielectric constants of Si-based materials. Finally, the radiofrequency single-electron transistor (RF-SET), 11 which has already been used in GaAs based QDs, 12 has recently been shown to have a combination of high sensitivity (on the order of 10 −6 e/ √ Hz) and low backaction needed to approach the quantum limit for charge detection.
13-15
In order to reliably achieve charge sensing, it is necessary to have a high yield of successful devices. In this paper we introduce a fabrication technique we have developed to produce coupled QD/S-SET systems with higher than 90% yield, and demonstrate the DC measurement of such a system.
II. FABRICATION
Fabrication techniques for Si/SiGe quantum devices have developed radically during recent years. Early devices used etching to define dot potentials and side gates. 16 Later, Pd Schottky surface gates were adopted to allow more flexible tuning of the QD. Leakage from these gates was suppressed by minimizing the active area of the gate leads and using a deep etch, 17 by fabricating gates with gold sputtering, 18 or by growing the Si/SiGe heterostructures using molecular beam epitaxy (MBE).
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Due to the complexity of a coupled SET and gated semiconductor QD device, a high yield of successful devices is critical. Both the Pd dot leads and the Al SET leads need to be leak-free, placing more strict than usual requirements on the surface gates. The fabrication process we have developed to resolve these issues is relatively simple and highly reliable, and could be of use in other applications of Si/SiGe devices requiring extremely high yields.
The Si/SiGe heterostructure is grown using chemical vapor deposition (CVD). First, a step-graded virtual substrate is grown on Si (001) that was miscut 2 degrees towards (010). A 1 µm thick Si 0.7 Ge 0.3 buffer layer is deposited next, followed by an 18 nm Si well where the two-dimensional electron gas (2DEG) is located. A 22 nm intrinsic layer, a 1 nm doped layer (∼ 10
phosphorous), a second intrinsic alloy layer of ∼ 50 to 76 nm, and last a 9 nm Si cap layer are grown subsequently. In order to reduce the leakage current, we use a CF 4 /O 2 plasma in a reactive ion etcher (RIE) to remove the majority of the surface, leaving only the mesa where the QD is formed and the ohmic-contact leads. We then immediately back-fill the etched area with AlO x in an electron beam (e-beam) evaporator before resist removal, as illustrated by Fig. 1a . The etch depth is typically 50 nm beyond the estimated depth of the 2DEG. After an additional patterning step, layered AlO x /Ti/Pd is deposited to form the Schottky gates in the e-beam evaporator. Before gate evaporation we return the sample to the RIE and use CF 4 (without O 2 ) to remove the native oxide. Neither the sample surface nor the AlO x backfill is damaged with this dry etch.
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The QD and the SET are patterned with e-beam lithography. Fig. 1b shows a scanning electron micrograph (SEM) of a completed QD/S-SET device on a mesa. The dot gates are labeled in the figure. An additional gate helps form a QPC near the QD for backup charge sensing. The central island of the SET is extended above the QD. After the removal of oxide with CF 4 , Pd is deposited directly on the mesa to form the dot gates, which are extensions of the photolithographic Pd gates. After QD fabrication is complete, the Al SET and its leads are patterned in a single step and are fabricated with shadow evaporation 20 in a thermal evaporator. Oxygen is introduced and the chamber is kept at 25 mTorr for 2 minutes after the first layer of metal is deposited, creating a thin layer of oxide serving as the tunnel barrier. Before the Al evaporation, any e-beam resist residue is removed by O 2 plasma etching. The majority of the Pd gate and SET lead area is located on the oxide. However, the microscopic surface gates used to form the QD and the SET are fabricated directly on the bare Si/SiGe heterostructure.
III. MEASUREMENT AND RESULTS
Samples are cooled to a base temperature of 0.3 K in an Oxford Heliox 3 He refrigerator. Copper/stainless steel powder filters in the cryostat and π-type filters at room temperature are used to reduce high-frequency noise. The device under measurement is biased by a dc voltage, sometimes with a small additional ac signal. The conductance of the QD is measured with standard lock-in techniques, and the dc I-V characteristics are measured for the SET. Homemade low-noise current and voltage amplifiers are used to amplify the signal.
To detect the leakage, voltage is applied on each gate and any resulting current through an ohmic contact is measured. Our gate fabrication techniques significantly suppress leakage currents. The Pd gates show no signs of leakage within the sensitivity of our measurement (∼pA) up to an applied voltage of −3 to −5 V (Fig. 2a) . Without the oxide, leakage currents can become significant before the QPCs can pinch off, preventing the formation of a stable QD in some cases. The back filling of the mesa etch is critical not only for the Pd dot gates but also for the Al SET. In some samples the surface of the oxide is below the mesa (Fig. 2b) . Subsequently the Al leads to the SET are in contact with the mesa edge. In this case, the SET shows no signs of a high-impedance subgap region (Fig. 2c) . We conclude that the high gap currents are a result of the leakage current at the interface of Al and the edge of the mesa (Fig. 2b) . Apparently, the tolerance for leakage of an SET is significantly smaller than that of Pd Schottky gates. To circumvent this problem, we completely seal the edge of the mesa with oxide (Fig. 2d) . In samples fabricated following this procedure, the leakage is further reduced and the superconducting gap of ∼1.5 mV is clearly visible in the S-SET I-V characteristics (Fig. 2e) .
Once the leakage is eliminated, QDs can readily be formed. Fig. 3a shows the Coulomb blockade stability plot of the differential conductance of a QD in a sample without an Al SET. The voltages applied on gates R and M (see Fig. 1b ) are −0.6 V and −1.2 V, respectively. The bias voltage V SD is swept between −1.5 to 2.0 mV and the voltage V g of gate T is varied between −0.85 to −0.6 V. A small DC offset in V SD is present. Coulomb blockade occurs in the diamond-shaped regions, with possible Kondo effect near V g = −0.75 V, similar to previous reports both in GaAs/AlGaAs 21 and Si/SiGe QDs 22 . It is estimated from the figure that the gate capacitance C g is approximately 6 aF and total capacitance C Σ is approximately 46 aF, corresponding to a charging energy of e 2 /C Σ ≈ 1.7 meV for the largest diamond (between V g = −0.81 and −0.84 V), suggesting that the number of electrons confined in the dot is very small (less than ∼10). It also demonstrates that the Si/SiGe sample has good charge stability.
Finally, we have also fabricated devices consisting of a QD with an integrated S-SET as in Fig. 1b . When performing charge sensing, the SET is voltage biased in the subgap region, where it is most sensitive (V = −0.38 mV in this case, Fig. 3b inset) . A small change of the island potential will result in rapid variation of the current through the SET. A dot is formed (see Fig. 1b ) with gates T, M, L and U, and gate L is swept. In the voltage range where the dot is well defined, a local minimum of the SET current corresponds to a peak in the QD conductance as in Fig. 3b . The change of the SET current due to the QD charge state is about 50 pA.
In conclusion, we have demonstrated that a combination of deep etching and an AlO x backfill can effectively reduce the leakage current in Si/SiGe heterostructures. An S-SET can be successfully coupled to a Si/SiGe QD, providing the fundamentals for fast real-time charge sensing of an QD with an RF-SET. 
